Implementation of Novel High Radix Multiplier Using KOGGE Stone Adder

نویسندگان

  • P. Naresh
  • Teegala Krishna Reddy
چکیده

ABSTARCT Higher radix values of the form _ = 2r havebeen employed traditionally for recoding of multipliers, andfor determining quotientand root-digits in iterative division and square root algorithms, usually only for quite moderatevalues of r, like 2 or 3. For fast additions, in particularfor the accumulation of many terms, generally redundantrepresentations are employed, most often binary carry-saveor borrowsave, but in a number of publications it has beensuggested to recode the addends into a higher radix. It is shownthat there are no speed advantages in doing so if the radix isa power of 2, on the contrary, there are significant savings inusing standard 4-to-2 adders, even saving half of the operations in multi-operand addition.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of Error Detection Network in High- Speed Variable Latency Speculative Han-Carlson Adder

Variable latency adders have been recently proposed in literature. In variable latency adder unwanted interconnections also reduced compared with kogge-stone topology. Kogge-Stone adder consists of large number of black cells and many wire tracks. A variable latency adder employs speculation: the exact arithmetic function is replaced with an approximated one that is faster and gives the correct...

متن کامل

MAC Architecture – Accumulator Based on Booth Encoding Parallel Multiplier

The MAC provides high speed multiplication with accumulative addition. In this paper, we study the various parallel MAC architectures and then implement a design of parallel MAC based on some booth encodings such as radix-4 booth encoder and some final adders such as CLA, Kogge stone adder and then compare their performance characteristics. The one most effective way to increase the speed of a ...

متن کامل

High Performance Parallel Prefix Adders with Fast Carry Chain Logic

Binary adders are the basic and vital element in the circuit designs. Prefix adders are the most efficient binary adders for ASIC implementation. But these advantages are not suitable for FPGA implementation because of CLBs and routing constraints on FPGA. This paper presents different types of parallel prefix adders and compares them with the Simple Adder. The adders are designed using Verilog...

متن کامل

An Improved Optimization Techniques for Parallel Prefix Adder using FPGA

In this paper, Carry Tree Adders are Proposed. Parallel prefix adders have the best performance in VLSI Design. Parallel prefix adders gives the best performance compared to the Ripple Carry Adder (RCA) and Carry Skip Adder (CSA). Here Delay measurements are done for Kogge-Stone Adder, Sparse Kogge-Stone Adder and Spanning Tree Adder. Speed of Kogge-Stone adder and Sparse Kogge-Stone adder have...

متن کامل

Implementation of Radix-2 Booth Multiplier and Comparison with Radix-4 Encoder Booth Multiplier

This paper Describes implementation of radix-2 Booth Multiplier and this implementation is compared with Radix-4 Encoder Booth Multiplier. This Implementation describes in the Form of RTL Schematic and Comparison is also done by using RTL Schematic. A Conventional Booth Multiplier consists of the Booth Encoder, the partial-product tree and carry propagate adder [2, 3]. Different schemes are add...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015